

(12) PATENT APPLICATION
(19) AUSTRALIAN PATENT OFFICE

(11) Application No. AU 199213023 A1
(10) Patent No. 655801

(54) Title
Jackpot apparatus

(51) International Patent Classification(s)
G07F 017/34

(21) Application No: 199213023

(22) Date of Filing: 1992.03.19

(30) Priority Data

(31) Number
PK5211

(32) Date
1991.03.19

(33) Country
AU

(43) Publication Journal Date: 1992.09.24

(44) Accepted Journal Date: 1995.01.12

(71) Applicant(s)
Boris Frankovic

(54) Inventor(s)
Boris Frankovic

BEST AVAILABLE COPY

AUSTRALIA

PATENTS ACT 1990

PATENT REQUEST: STANDARD PATENT

I, BORIS FRANKOVIC, being the person identified below as the Applicant, request the grant of a patent to the person identified below as the Nominated Person, for an invention described in the accompanying standard complete specification.

Full application details follow.

Applicant: BORIS FRANKOVIC

Address: 20 Lymerston Street, St. Peters, New South Wales
2044, Australia

Nominated Person: As above

Address: As above

Invention Title: "JACKPOT APPARATUS"

Name of actual inventor: Boris Frankovic

ASSOCIATED PROVISIONAL APPLICATION DETAILS:

Application Number and Date: PK5211 dated 19th March, 1991

Address for service is:

SHELSTON WATERS
55 Clarence Street
SYDNEY NSW 2000

Attorney Code: SW

DATED this 19th Day of March, 1992

BORIS FRANKOVIC

by *Leon K. Allen*

Fellow Institute of Patent Attorneys of Australia
of SHELSTON WATERS

To: The Commissioner of Patents
NODEN ACT 2606

File: P.2932
Fee: \$232.00

S028180 19/03/92

(12) PATENT ABSTRACT (11) Document No. AU-A-13023/92
(19) AUSTRALIAN PATENT OFFICE

(54) Title
JACKPOT APPARATUS

International Patent Classification(s)
(51)^s **G07F 017/34**

(21) Application No. : **13023/92**

(22) Application Date : **19.03.92**

(30) Priority Data

(31) Number	(32) Date	(33) Country
PK5211	19.03.91	AU AUSTRALIA

(43) Publication Date : **24.09.92**

(71) Applicant(s)
BORIS FRANKOVIC

(72) Inventor(s)
BORIS FRANKOVIC

(74) Attorney or Agent
SHELSTON WATERS , 55 Clarence Street, SYDNEY NSW 2000

(57) **A random payment awarding apparatus for connection to a plurality of poker machines determines a hidden random prize value and then increments a displayed monetary value by weighted amounts at each operation of the connected poker machines. The apparatus pays out when the incrementing monetary value equals the random prize value. The apparatus provides audiovisual encouragement to players of the poker machines when the incrementing monetary value is within a predetermined amount of the random prize value and the rate at which the poker machines are played falls below a selected minimum value.**

AUSTRALIA

PATENTS ACT 1990

COMPLETE SPECIFICATION

FOR A STANDARD PATENT

ORIGINAL

Name of Applicant: BORIS FRANKOVIC

Actual Inventor: Boris Frankovic

Address for Service: SHELSTON WATERS
55 Clarence Street
SYDNEY NSW 2000

Invention Title: "JACKPOT APPARATUS"

Details of Associated Provisional Application No: PK5211

The following statement is a full description of this invention,
including the best method of performing it known to me:-

The present invention relates to an apparatus for use with poker machines and, in particular, to an apparatus for awarding additional prizes to poker machine players.

5 Much of the art of managing poker machines involves the encouragement of players by novel variations in the schemes of playing and awarding prizes. Preferably such schemes involve minimum modification of the poker machine hardware. Frequently this is done at the expense of
10 increased administrative complexity and additional staff.

It is an object of the present invention therefore to provide a random payment awarding apparatus which will overcome, or at least ameliorate, the disadvantages of the prior art.

15 According to the present invention there is provided a random payment awarding apparatus for connection to a plurality of poker machines each adapted to produce an incrementing signal at each operation thereof, said apparatus including means to generate and
20 store a random number within a predetermined range; counting means adapted to increment through the numbers in said range and responsive to incrementing signals from each said poker machine; first comparator means to compare said random number and the number held in said
25 counting means; means responsive to said first comparator means for recording the identity of the poker machine which produced the last incrementing signal if said random number and the number held in said counting means

are equal; display means to display a number held in said counting means after each increment and operable to display a prize award indication and the identity of the poker machine which produced the last incrementing signal

5 if said random number and the number held in said counting means are equal, said apparatus further including timing means for determining when a rate at which said incrementing signals are received falls below a selected minimum value; and second comparator means
10 responsive to the timing means for providing an indication when the counting means holds a number differing from the random number by less than a predetermined amount when the rate at which the apparatus is played is below said minimum value.

15 Preferably, the random number is indicative of an amount of money which is paid to the player operating the machine which produced the last incrementing signal.

A preferred embodiment of the invention will now be described, by way of example only, with reference to the
20 accompanying drawings in which:

Figure 1 is a schematic block diagram of the circuitry of the random payment awarding apparatus;

Figures 2 and 3 together form a circuit diagram of the processor portion shown schematically in Figure 1;

25 Figures 4 and 5 together form a circuit diagram of the poker machine interface shown in Figure 1; and

Figures 6 and 7 together form a circuit diagram of the display interface shown in Figure 1.

Referring now to Figure 1, the random payment awarding apparatus 1 includes a processor portion 2 and interfaces 3, 4 to a display 5 and a number of poker machines 6 respectively. Power 7 is distributed to each portion. The processor portion includes means (not shown) for generating and storing a random number. The random number generator is essentially a free running clock and associated counter started by a reset of the system and stopped after an indeterminate interval by a first operation of one of the poker machines. At this point the counter associated with the clock contains a random number. Counting means are provided for counting operations of the poker machines. A prize is awarded when the counting means contains a value equal to the random number generated previously. In addition, the rate at which the poker machines are played is compared to a predetermined value. When the rate of play is less than the predetermined value, the value held by the counting means is compared to the random number and if it is found to be within a predetermined amount of the random number, an indication is provided in the form of audio and visual encouragement to the players.

Referring now to Figures 2 and 3, the processor portion is shown in greater detail. Lines A and B at the bottom right hand corner of Figure 2 continue on Figure 3. Power for the circuitry is derived from an AC supply by means of a bridge rectifier D4 to D7 and 7805 three terminal regulator UB. An intermediate 12 volt DC supply

is used both to charge a 3.6 volt back-up battery and to supply devices external to the processor portion. The back-up battery supplies memory devices so that data may be retained when power is not available from the AC supply.

A 6802 microprocessor UB executes a program stored in one or more 2716 EPROMs UC, UD with a 6116 RAM UE for storage of intermediate results. It will be noted that the 6116 device is connected to the battery. The microprocessor is reset upon application of power to the circuit due to the NE 555 timer UH configured as a monostable and triggered from the 12 volt supply. A 6821 peripheral interface adaptor UA allows the microprocessor to control external devices through an edge connector J1. The microprocessor communicates with other equipment via a 6850 asynchronous communications interface adaptor UF and associated serial interface J2. Addressing of all these peripheral devices as memory is accomplished by address decoders UM driven by the microprocessor. In addition, a CD4020 binary counter UN counts clock pulses from the microprocessor to generate regular interrupt pulses via the peripheral interface adaptor. These interrupts are essential to the operation of software executed by the microprocessor, as will be described hereafter.

Figures 4 and 5 show the interface responsive to the stroke meters (not shown) of substantially conventional poker machines. The ten address lines at

the right hand side of Figure 4 continue on Figure 5. Up to thirty poker machines are accommodated by the circuitry of Figure 5. The peripheral interface adaptor UA of Figure 2 receives signals from the solenoids of the poker machines' stroke meters multiplexed via several CD4052 analog switches U32 to U35 and a 74HC540 buffer U31. The solenoid signals pass through bridge rectifiers B20 to ensure that the polarity is appropriate to drive 4N35 optocouplers U20. The optocouplers electrically isolate the poker machines from the circuitry of the invention in order to avoid errors which may be caused by earth loops, for example. The counter incremented on receipt of these poker machine signals may be incremented by any suitable amount, stored in EPROM. The counter value is also interpreted as an amount of money. Because the microprocessor controls the multiplexing of the analog switches, it is able to identify the source of an incrementing signal. Figure 5 shows only one of these optocouplers U20 but each input from a poker machine is similarly equipped.

Figure 4 also includes an interface connector J3 allowing operator control of the random payment awarding apparatus. Two switches (not shown) are connected to the peripheral interface adaptor of Figure 2 via a pair of optocouplers U7 and U8 and the 50-pin connector shown at the left hand side of both Figures 2 and 4. Inductors L1, L2 and capacitors C9, C10 in series with the signals filter high frequency noise which may arise when the

switches are located remotely from the apparatus. A further switch is connected to the peripheral interface adaptor via the connector J3 but is not available for remote operation. The three switches allow up to 8 processor functions to be initiated for diagnostic and auditing purposes.

A pair of power transistors TR1, TR2 driven by the peripheral interface adapter permits the connection of annunciator lights for alerting poker machine operators to the proximity of a prize 'pay-off'.

Figures 6 and 7 show the display interface which includes a second 6821 type peripheral interface adaptor U1 communicating via edge connector J4 with the processor portion. The peripheral interface adaptor U1 drives a number of CD4099 addressable latches for control of an LED matrix (not shown) through a corresponding number of ULN2003 transistor arrays. The uppermost CD4099 and ULN2003 pair U2 and U6 drives the seven rows of the LED matrix while the remaining pairs drive the five columns. The current sourcing capacity of the row drivers is enhanced by the use of higher power transistors TR1 to TR7. The LED matrix is connected to the circuitry of Figure 7 by ribbon cable at a pair of edge connectors J5, J6.

Continuous operation of the microprocessor (executing a suitable routine) is necessary to sustain a complete display on the LED matrix. In this way a processor malfunction is unlikely to cause the display of

incorrect prize formation. In addition, a single bit output AUDE of the second peripheral interface adaptor U1 provides an audio signal under program control for driving a loudspeaker or similar transducer.

5 In use, the 6802 microprocessor UB is reset by a signal generated by the NE 555 timer UH on the application of power to the system. The microprocessor emulates the free running clock and associated counter mentioned previously. Under software control the
10 microprocessor increments an internal register or memory location, cycling between numbers representative of minimum and maximum pay out of the prize award. At the first operation of a poker machine an interrupt is generated by the peripheral interface adaptor UA which
15 informs the microprocessor to stop counting and regard the value of the count as the random number. This value is later interpreted as the amount of the prize awarded.

 Thereafter, operation of the poker machine is detected by polling the multiplexed solenoid signals
20 within an interrupt routine called by interrupts from the CD4020 counter UN. Each poker machine is assigned a weighted value, stored in EPROM UC or UD. The weighted values represent fractions of a cent in proportion to the denomination of the coins or tokens used in the poker
25 machines and the percentage of the 'pay-in' returned to players as the prize. Operation of the poker machines causes the weighted values to be accumulated until the value includes an integer portion. The integer portion

is used to increment a further memory location and the fractional portion continues to be accumulated. The contents of the memory location are compared to the prize amount.

5 The microprocessor adds the value in the memory location to a predetermined amount or 'lookahead', stored in EPROM. When this total equals or exceeds the random number also stored by the microprocessor the rate at which the poker machines are being played is compared to
10 a predetermined value.

 The rate of play is calculated with respect to the timing information generated by the CD4020 regular interrupts discussed above. If the rate is less than the predetermined value stored also in EPROM the LED matrix
15 is driven by the microprocessor to indicate proximity to the additional prize jackpot. In addition, audio signals are generated to further encourage players. If however, the rate at which the poker machines are played is equal to or above the predetermined value no indication is
20 necessary.

 When further playing of the poker machines increments the memory location until it is equal to the random number previously generated, the processor drives the LED matrix to indicate that the prize jackpot has
25 been won by the player of the last poker machine to increment the counter. The amount of the prize is the value of the random number. ~~The system must be reset~~
before play continues. This is performed by authorised.

personnel using the switches interfaced to connector J3 of Figure 4.

By incorporating the various predetermined values employed by the processor within read only memory, it will be appreciated that tampering with the system to promote jackpot payouts is prevented or at least discouraged. It will also be apparent that, while the invention has been described with reference to specific examples, it may be embodied in many other forms.

THE CLAIMS DEFINING THE INVENTION ARE AS FOLLOWS:-

1. A random payment awarding apparatus for connection to a plurality of poker machines each adapted to produce an incrementing signal at each operation thereof, said apparatus including means to generate and store a random
5 number within a predetermined range; counting means adapted to increment through the numbers in said range and responsive to incrementing signals from each said poker machine; first comparator means to compare said random number and the number held in said counting means;
10 means responsive to said first comparator means for recording the identity of the poker machine which produced the last incrementing signal if said random number and the number held in said counting means are equal; display means to display a number held in said
15 counting means after each increment and operable to display a prize award indication and the identity of the poker machine which produced the last incrementing signal if said random number and the number held in said counting means are equal, said apparatus further
20 including timing means for determining when a rate at which said incrementing signals are received falls below a selected minimum value; and second comparator means responsive to the timing means for providing an indication when the counting means holds a number
25 differing from the random number by less than a predetermined amount when the rate at which the poker machines are played is below said minimum value.

2. An apparatus according to claim 1, wherein the random number is indicative of an amount of money which is paid to a player operating the poker machine which produced said last incrementing signal.
3. An apparatus according to claim 1 or claim 2, wherein the means to generate and store a random number is a counter responsive to a free-running clock, and wherein said counter is started by a reset of the apparatus and stopped by a first incrementing signal from one of the poker machines.
4. An apparatus according to any one of the preceding claims, wherein the indication provided by the second comparator means is an audio and visual indication of encouragement to players of the poker machines.
5. An apparatus according to any one of the preceding claims, wherein optocouplers provide electrical isolation between said poker machines and said apparatus.
6. An apparatus according to any one of the preceding claims, wherein said display means cease to display a prize award indication in the event of a malfunction of the apparatus.
7. An apparatus substantially as herein described with reference to the accompanying drawings.

DATED this 19 th Day of March, 1992

BORIS FRANKOVIC

Attorney: LEON K. ALLEN

Fellow Institute of Patent Attorneys of Australia

of SHELSTON WATERS




Figure 1






FIGURE 2






FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7